

---

**Simulation of Gate Circuits with Feedback  
in Multi-Valued Algebras**

Janusz Brzozowski  
University of Waterloo

Yuli Ye  
University of Toronto


Oslo, May 15, 2007

---

- Efficient detection of hazards and oscillations in gate circuits
- Simulation in multivalued algebras  $C_2, C_3, \dots, C_k, \dots$ 
  - $C_2$  - 3 values,  $C_3$  - 5 values,  $C_k$  -  $\dots (2k - 1)$  values,  $\dots$
- Algorithm A in  $C_k$  shows worst-case **sequences of changes**
- Algorithm B in  $C_k$  shows **final values**, possibly uncertain
- Results of Algorithms A and B **detect hazards and oscillations**

**Main Result: Algorithm B in algebra  $C_k$ ,  $k > 2$ , gives the same results as Algorithm B in algebra  $C_2$ , the ternary algebra**


Hazards: **010** - static, **0101** - dynamic



## Hazards in Gate Circuits

# Infinite Algebra $C = (\mathbb{T}, \vee, \wedge, -, 0, 1)$

- Words for waveforms



- Transients:  $\mathbb{T} = \{0, 1, 01, 10, 010, 101, 0101, \dots\}$

- **Gates process transients**

- **Extend gate functions:**

- **INVERTER** - complement each bit

$$- \underline{1010} = 0101$$

## OR and AND Functions

- Transients **0 and 1**:
  - $t \vee 0 = 0 \vee t = t$
  - $t \vee 1 = 1 \vee t = 1$
- Longer transients:
  - **first letter**: OR of first letters
  - **last letter**: OR of last letters
  - **number of 0s**: sum of the **numbers of 0s** minus 1
- Examples:
  - $0 \vee 1010 = 1010$
  - $1 \vee 1010 = 1$
  - $010 \vee 1010 = 101010$
- AND function is dual: count 1s instead of 0s

## Algorithm A in Algebra C

- **Initial binary state:**  $s_0 = b = (b_1, \dots, b_n)$
- **Binary inputs**    initial:  $\hat{a} = (a_1, \dots, a_m)$     final:  $a = (a_1, \dots, a_m)$
- **Simulation input:**  $\mathbf{a} = (a_1, \dots, a_m) = \hat{a} \circ a$   
 $- 0 \circ 0 = 0 \quad 0 \circ 1 = 01 \quad 1 \circ 0 = 10 \quad 1 \circ 1 = 1$
- **Extended excitation functions:**  $\mathbf{f} : \mathbf{T}_{m+n} \leftarrow \mathbf{T}^n, \quad \mathbf{f} = (\mathbf{f}_1, \dots, \mathbf{f}_n)$


### Algorithm A

```

h := 0;
a := â ∘ a;
s0 := b;
repeat
  h := h + 1;
  sh := f(a, sh-1);
until sh = sh-1;


```

## Result of Simulation of a Feedback-Free Circuit




For feedback-free circuits,  
Algorithm A always terminates in Algebra  $C$

## A combinational behavior






- NAND transient keeps growing
- Algorithm A does not terminate



Result of Simulation in Algebra C

- **Simulation does not terminate**
- NAND gate oscillates if OR gate is slow to change
- Eventually OR gate and then INVERTER change
- When INVERTER becomes 0, NAND gate becomes 1



## A Transient Oscillation

- Relation  $\sim_k$  in algebra  $C = (\mathbf{T}, \vee, \wedge, -, 0, 1)$
- $t \sim_k s$  if
  - $t = s$
  - or  $t$  and  $s$  are both of length  $\geq k$ .
- $\sim_k$  is a congruence relation on  $\mathbf{T}$
- **Quotient algebra**  $C_k = (\mathbf{T}_k, \vee, \wedge, -, 0, 1)$
- Example:  $k=3$ 

0	01
1	10

$\Phi_3 = \{010, 101, 0101, 1010, 01010, \dots\}$

$\vee$	0	01	$\Phi_3$	10	1
0	0	01	$\Phi_3$	10	1
01	01	01	$\Phi_3$	$\Phi_3$	1
$\Phi_3$	$\Phi_3$	$\Phi_3$	$\Phi_3$	$\Phi_3$	1
10	10	10	$\Phi_3$	10	1
1	1	1	1	1	1

- Gate functions must be modified appropriately
- Transients of length  $\geq k$  become  $\Phi_k$

**Algorithm A:** same as before, but use Algebra  $C_k$  instead of  $C$

```

h := 0;
a := â ∘ a;
s0 := b;

```

repeat

```

h := h + 1;
sh := f(a, sh-1);
until sh = sh-1;

```

{ Result s<sup>A</sup> }

**Algorithm B:** use final binary input  $a$ , and result  $s^A$  of Algorithm A as initial state

```

h := 0;
t0 := sA;

```


repeat

```

h := h + 1;
th := f(a, th-1);
until th = th-1;



```

{ Result t<sup>B</sup> }





- **Change input** OR and NAND unstable

- **Change OR and NAND** INVERTER and NAND unstable




## Algorithm A in Algebra $C_3$ - State $s^2 = s^A$





- **Change INVERTER and NAND** Circuit is stable







- **Change input** OR unstable



- **Change OR** **INVERTER unstable**



- **Change INVERTER** NAND unstable





## Algorithm B in Algebra $C_3$ - State $t^3 = t^B$




- **Change NAND** Circuit is stable with correct final values


- Algorithm A is **monotonically increasing in the prefix order**
  - $b = s_0 \leq s_1 \leq s_2 \leq \dots \leq s^A$
  - Always **terminates**
- Algorithm B is **monotonically decreasing in the suffix order**
  - $s^A = t_0 \succeq t_1 \succeq t^1 \succeq \dots \succeq t^B$
  - Always **terminates**



## Relation among Stable States



## Graph Model of a Circuit



- **Circuit is a directed graph with Boolean functions**

- Input nodes — indegree 0; gate nodes — indegree  $> 0$

- Gate excitation functions

$$f_1 = \underline{X_1}; \quad f_2 = X_2 \wedge y_1 \wedge y_4; \quad f_3 = y_1; \quad f_4 = \underline{y_2}; \quad f_5 = y_3 \vee y_4.$$

- $\mathcal{H} = \{ \text{OR, XOR} \}$  - multi-input
- One-input OR gate is an identity gate
- $\tilde{\mathcal{H}}$  is the set of functions obtained by complementing any number of inputs and/or the output of functions from  $\mathcal{H}$
- $\mathcal{G} = \mathcal{H} \cup \tilde{\mathcal{H}}$
- All functions of two variables included
- Multi-input AND, NAND, NOR, XNOR included




## Interior Values


- 0, 1, and  $\Phi_k$  are **exterior** values
- 01, 10, 010, 101, ... up to but not including  $\Phi_k$  are **interior**
- There are no interior values in  $C_2$ ;  $T_2 = \{0, 1, \Phi_2\}$
- We show there are no interior values in result of Algorithm B in  $C_k$
- This implies our main result

## Dominant Input Values

- **Main and Side-Inputs:**



- **Dominant Inputs:**



- **Property of Dominant Inputs:**


$\text{length}(\text{output}) < \text{length}(\text{main input})$

iff


$\text{length}(\text{main-input}) > 1$ , and one side-input is dominant

## Activation Relation


- Gate A activates Gate B



- Activation is a transitive relation in a chain




- Activation is an equivalence relation in a cycle



- All transients in an active cycle have the same length

## Equivalence Classes of Activation Relation

- **A graph showing activation**



Primary Equivalence Class      Equivalence Class

- **Equivalence class**  
Maximal set of gates that activate each other
- **Primary equivalence class**

No gate in another class activates a gate in a primary class

- Suppose a gate has an interior value in  $y^B$
- Then it belongs to an equivalence class of activation relation
- Then there is a primary equivalence class in  $y^B$
- If a gate has an interior value in  $y^B$ , then it has the same value in  $y^A$
- Main argument is done for OR and XOR, then extended to  $\mathcal{G}$
- Primary equivalence class cannot have interior values in  $y^A$
- Therefore, we cannot have equivalence class of interior values in  $y^B$

- Do Algorithm A in  $C_k$
- Reduce results to  $C_2$
- Do Algorithm B in  $C_2$
- Algorithms B in  $C_2$  and in  $C_k$  contain the same information
- $\Phi_k$  means nontransient oscillation; otherwise, result is binary
- Complexity can be reduced from  $O(n^2 k \log k)$  to  $O(n^2)$